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The disclosure describes a phase control coupling cir-
cuit for use with a phased array antenna. The coupling
circuit includes a combining circuit which is coupled
to a transmission line, a frequency multiplier circuit
which is coupled to the combining circuit, and a
recombining circuit which is coupled between the
frequency multiplier circuit and phased array antenna
elements. In a "doubler" embodiment, the frequency
multiplier circuit comprises frequency doublers and
the combining and recombining circuits comprise
four-port hybrid power dividers. In a generalized em-
bodiment, the multiplier circuit comprises frequency
multiplier elements which multiply to the Nth power,
the combining circuit comprises four-port hybrid
power dividers, and the recombining circuit comprises
summing circuits. In a quadrupler embodiment, the
multiplier circuit comprises frequency quadrupler ele-
ments, the combining circuit comprises four-port
hybrid power dividers and the recombining circuit
comprises two levels of four-port hybrid power
dividers.
13 Claims, 5 Drawing Figures
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PHASE CONTROL CIRCUITS USING FREQUENCY the IEEE, Vol. 56, No. 11, pp. 1,801-1,81 1, November
MULTIPLICATION FOR PHASED ARRAY 1968. The difficulty with most such systems is that they
ANTENNAS require relatively expensive'and generally "nonstan-
ORIGIN OF THE INVENTION , "^^h'c"Ze anthject of this invention to provide a
The invention described herein was made by em- novel phase control coupling circuit suitable for use
ployees of the United States Government and may be with a phased array antenna.
manufactured and used by or for the Government for It is a further object of this invention to provide a
governmental purposes without the payment of any phase control coupling circuit which is accurate,
royalties thereon or therefor. lo It is still a further object of this invention to provide a
phase control coupling circuit which is relatively inex-
BACKGROUND OF THE INVENTION pensive
This invention relates generally to the art of coupling It is yet another object of this invention to provide a
circuits used for phasing signals. More particularly, this
 (5 phase control coupling circuit which is relatively un-
invention relates to the art of phase control coupling complicated and is generally composed of standardized
circuits for phased array antennas. components.
In recent years, phased array antennas have been „
used with increasing frequency, particularly phased SUMMARY OFTHE INVENTION
array antennas employing high frequency antenna ele-
 2o In accordance with the principles of this invention, a
ments such as slot antenna elements. A phased array phase control coupling circuit suitable for use with a
antenna normally comprises a matrix of antenna ele- phased array antenna is provided. The antenna may be
ments which are arranged according to a pattern; for operating in either a transmitting or receiving mode,
example, some phased array antenna elements are ar- The phase control coupling circuit of the invention em-
ranged in crossed columns to form a square. Each an-
 25 ploys frequency multiplying elements to create mul-
tenna element in a phased array antenna usually han-
 tip|ied signais (assuming the system is transmitting),
dies a signal which is phase shifted from the signals han-
 The pj,ase control coupling circuit then separates out,
died by other antenna elements in the array. The
 from these multip|ied signals, antenna element signals
reason for this is that a combined radiation field
 which have desirab|e phase angles and respectively
developed by a phased array antenna at a distant point 30
 feeds them to the antenna elements.of the phased array
is the vector sum of radiation fields produced by in- antenna
dividual antenna elements in the phased array. By More particularly, the phase control coupling circuit
properly controlling the respective phases of signals
 of the invention employs a first combining circuit
handled by phased array antenna elements, it is possi-
 whjch receives ,wo sj ,g (one gj , haying a zem
ble to concentrate a combined radiation field very 35
 hase ,e and the other si , hayi a fl has£ an_
strongly in a desired direction. To do this, however, ,
 from a transmission |jne (assuming the system is
requires high accuracy of phase control between ,n-
 transmitti }> subdivides these signais into two groups
dividual antenna elements. , „ . . , ,. ,, „ . , .
_, . , , , . . . . o f smaller signals, and combines the smaller signals inPhase control of a phased array antenna is normally . e .. , , .
.. , ,, .. . _, . tr, various ways so as to create a plurality of combined
accomplished by an antenna coupling circuit. That is, a 40 . * , • , • , . ,
. . , j- u .L t. signals. Frequency multiplying elements respectivelytransmitter or a receiver, depending on whether the , • , 1
 f i T _, • , L , • , »,
system is transmitting or receiving, is coupled to the an- m"It'P|y each of the comblned ^ nals ^ a multiple N
tenna elements of the phased array antenna through a thereby creating a plurality of the combined signals. A
power dividing chain which has phase shifting elements ^combining circuit recombmes the multiplied corn-
connected at some point or points in it. Many prior art 45 bmed signals m such a manner as to separate out
phase controllers employ phase shifters connected at S18nals which have Phase anSles e1ual to lnte8ers of N
the ends of power dividing chains, prior to their con- times e- Thus' a Phasc contro1 coupling circuit employ-
nections with the antenna elements. An example of in8 the P"nclples of this invent.on receives two signals
such a phase control coupling circuit is disclosed in separated by a phase angle and emits more than two
U.S. Pat. No. 3,480,958 to Tcheditch. Other prior art 50 signals which are separated from one another by highly
phase controllers involve phase shifters connected in accurate incremental phase angles,
series along power dividing chains. An example of this BRIEF DESCRIPTION OF THE DRAWINGS
type phase controller is found in U.S. Pat. No.
3,255,450 to Butler."The major difficulty with such The foregoing and other objects,-features arid'ad-
phase control coupling circuits is that they are not ac- 55 vantages of this invention will become more apparent
curate enough. When a phase shifter is connected at from the following more particular description of the
each antenna element, the phase shifter must be coor- preferred embodiments of the invention illustrated in
dinated with other phase shifters to achieve the proper the accompanying drawings wherein:
phase coordination between the antenna elements. FIG. 1 is a block diagram of an antenna system which
When phase shifters are connected in series in power utilizes a doubler phase control circuit employing the
dividing chains, there is an additional problem in that principles of this invention;
errors are cumulative as signals travel along the power FIG. 2 is a graphical representation of a conversion
dividing chains. loss characteristic similar to conversion loss charac-
Some sophisticated phase control circuits provide ,, teristics of many commercially available doublers;
relatively accurate phase control, such as the system FIG. 3 is a block diagram of an antenna system which
described by Johnson in an article "Phased-Array utilizes another doubler phase control circuit employ-
Beam Steering by Multiplex Sampling," Proceedings of ing the principles of this invention;
3,710,329
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FIG. 4 is a block diagram of an antenna system which ing at first, second and third outputs 39a-c of the right
utilizes a generalized phase control circuit employing multi-output power divider 35 are respectively con-
the principles of this invention; and, nectcd to first and second inputs of a third combining
FIG. 5 is a block diagram of an antenna system which
 18fjo hybrjd ,9c an(J ,Q a secomj jnput of ,hc scconj
utilizes a quadrupler phase control circuit employing 5
 combjni ,8()o „ brjd m sj ,g ri at a
the principles of this invention. ° ' . r °fourth output 3~d of the left multi-output power divider
DESCRIPTION OF THE PREFERRED 33 and a fourth output 39d of the right multi-output
EMBODIMENTS power divider 35 are used to feed additional output
For clarity and convenience of description, the in- I0 signals si and s* to additional combining hybrids
vention is firstly described below in a relatively uncom- which-for simplicity, are not shown,
plicated embodiment (doubler phase controj circuit), The combining 180° hybrids 19a-c each have a sum
secondly in a more generalized embodiment (general- port, which are represented in FIG. 1 by "plus" sym-
ized phase control circuit), and thirdly, in a particu- .. bols, and a difference port, which are represented in
larized embodiment (quadrupler phase control cir- FIG. 1 by "minus" symbols. The output signals appear-
cuit). Also, throughout the following description, it is jng at the sum and difference ports of the first combin-
assumed, for ease of description, that the phase control
 ing ,80= hybrid 19a are respectively connected,
circuits are used to couple "transmitters" to phased
 through first and second frequency doublers 2la and
array antennas; however, it should be understood that
 20 m (o te • of a first recombinin I80°
phase control circuits employing the principles of this . , . . » _ _ , .
invention can be used to couple "receivers" to phased hybrld 23a' The outPut s'8nals Appearing at the sum
array antennas as well as transmitters. and difference ports of the second combining 180
hybrid I9b are respectively connected, through third
DOUBLER PHASE CONTROL CIRCUIT
 2J ancj fourth frequency doublers 21c and 2ld, to separate
FIG. 1 illustrates a "doubler" phase control circuit inputs of a second recombining 180° hybrid 23fc. The
employing the principles of this invention. Essentially, output signals appearing at sum and difference ports of
the doubler phase control circuit shown in FIG. 1 the third combining 180° hybrid 19c are respectively
receives two phase shifted transmitter signals and emits connected, through fifth and sixth frequency doublers
three phase shifted antenna element signals (assuming 30 2le and 2lf, to separate inputs of a third recombining
the phase control circuit shown is being used with a ,80o hybrid 32c The difference ports of the three
transmitting system). The phase control circuit accom-
 recombining 180° hybrids 23a^ respectively feed ac-
plishes this by combining the two transmitter signals in . . . ._ „,
 r ,K
 . * , ... t i_- j • i j i_ tlve antenna elements 25a-c. The sum ports of the
various ways, doubling the combined signals, and then . . . . . „, ,. .
. , ., , , , . , . . • i 35 recombining 180 hybrids 23a-c are applied to ter-
separating out, from the doubled combined signals, • • • . , ,
. , , . . . . . , , , minating resistors 26a-c.
signals having the desired phase angles. 6
Referring now to FIG. 1, there is shown a transmitter Effectively, the doubler phase control circuit
circuit comprising: a transmitter 10; a two-way power receives two signals, 2S, and 2S2, 2S2 being separated
divider 27; and a 6 phase shifter 13. The transmitter cir-
 4Q from 2S, by a phase angle of 6; subdivides these signals,
cuit feeds a doubler phase control coupling circuit 2S, and 2S2 into two groups of smaller signals S, and S2;
which comprises: left and right multi-output power combines these smaller signals in various ways (i.e., by
dividers 33 and 35; three combining 180° hybrids summing and subtracting) in the combining 180°
\9a-c; six frequency doublers 21a-/; and three recom- hybrids 19a-c; doubles the combined signals using the
bining 180° hybrids 23a-c. The recombining 180°
 45 frequency doublers 2la-/- recombines the doubled-
hybrids 23fl-c, respectively feed antenna elements combined signais in the recOmbining 180° hybrids
. .' . i- j u »u . •-,. i« » •». 23a-c and thereby separates out three signals, one eachA signal applied by the transmitter 10 on transmitter .
line 11 passes through the two-way power divider 27 at the respective antenna elements 2Sa-c, the first hav-
and a 0 phase shifter 13 to a right terminal 17 and 50 '"8 a zero Phase an8le-the second a e Phase an8le and
through the two-way power divider 27 to a left terminal the third a 20 Phase an8le-
15. Thus, a signal 2S, which has a zero relative phase Thc theory involved in the operation of the doubler
shift appears on the left terminal 15, and a signal 2S2 P"ase control circuit shown in FIG. 1 is hereinafter
which has a 6 relative phase shift appears on the right described. For ease of understanding, sine waves are
terminal 17. The signals, 2S, and 2S2, are fed into the 55 used to trace the signals through the phase control cir-
left and right multi-output dividers 33 and 35 and these cuit. Thus, equations which represent the signals from
power dividers respectively provide outputs S, and S2. the outputs of the left and right four-way power
In the embodiment illustrated in FIG. 1, the multi-out- dividers 33 and 35 are respectively expressed as:
put power dividers 33 and 35 are four-way power
dividers and their input'to output amplitude ratios are 60 S, = cos cor <i)
2, i.e., v^Tthus, their input signals are designated as
2S,, 2S2 and their output signals are designated as S,, 52 = cos (<at + 8) (2)
S2. Signals S, appearing at first, second and third out- where ° is the angular velocity of the signals 5, and 52
puts 37a-c of the left multi-output power divider 33 are a"d 0 is the angle by which 52 leads 5,.
respectively connected to first and second inputs of a At the respective sum and difference ports of the
first combining 1 80° hybrid I9a and to a first input of a combining 180° hybrid 19ft, the signals are expressed
second combining 180° hybrid I9b. Signals S2 appear- - by the following equations:
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sum signal = ( I/ vT)(S,+S2) (3)
difference signal = ( I/ /2~)(S, — S2) <4)
If the doublets are ideal, then the respective outputs of
doublers 21c and 2ld are proportional to the squares of 5
the inputs or are proportional to M> (S, + S2)2 and & (A',
— S2)2. The difference term at the output of the recom-
bining 1 80° hybrid 23/> (which goes to the antenna cle-
ment 25ft) is similarly proportional to:
10
V2S,S2 (5)
The corresponding signal having a frequency of 2 ait is
expressed as follows:
(I/ V7) cos (2 (at) and (7)
( I / V27cos(2a>/+20) (8 )
Thus the doubler phase control coupler circuit shown
in FIG. 1 provides three outputs, one each on the an-
tenna elements 25a-c. Each of the signals has a
frequency of 2 <!>/, which is double the frequency of the
input signals S, and S2. The signal appearing at antenna
element 2Sa has a zero relative phase shift, the signal
appearing at antenna element 2Sb has a 0 relative phase
shift, and the signal appearing at antenna element 25c
has a 20 relative phase shift.
Generally, each of the combining 180° hybrids \9a-c
combines two signals. Each of the frequency doublers
2la-/respectively doubles a combined signal, and each
of the recombining 180° hybrids 23a-c respectively
separate out a desired signal to be applied to an ante/i-
na element 25a-c. ;
Thus, the doubler phase control circuit shown in
FIG. 1 provides phase shifted signals which arc shifted
one from the other by highly accurate increments.
Further, this circuit employs standard interchangeable
components and is relatively uncomplicated to con-
struct. • / • - . . -
. A unique feature of the "doubler" phase control cir-
cuit of the invention is that it may be used even when
the frequency doubler conversion loss is a variable
function of power input: Many commercially available
doublers have conversion loss characteristics similar to
those shown in FIG. 2. FIG. 2 is a plot of conversion
loss vs. input power of a doubler. It can be seen in FIG.
2 that as input power drops below 5 milliwatts the con-
version loss varies greatly. Normally, this conversion
loss characteristic is important because when the rela-
tive'phase angle 0 betweerTAYaiid ^2 is zero, all of the
signal arrives at the sum port of the combining 180°
hybrid I9b and no signal arrives at its difference port.
Similarly, when 0 equals 180°, all of the signal arrives at
the difference port and none at the sum port. The
power appearing at each doubler 21c and 2\d is, there-
fore, a function of the phase angle 6. From this it ap-
pears that the conversion loss characteristics of the
doublers 21c and d would cause a phase error and am-
plitude modulation of their output signals as a function
of the phase angle-between signals 5, and 52 when the
power input is below 5 milliwatts. However, this is not
so.
The foregoing advantage of the doubler phase con-
trol circuit of the invention will be better understood by
the following technical analysis; assuming that the
doublers are identical and have phase shift charac-
teristics independent of power, the output signal of any
of the doublers 21a-/whosc input signal is A1 (where A' =
\S\ cos (o>/ + tt.,) and 0, is the relative phase shift of A')
can be expressed as:
(I/ V3)cos(2ft) / + 0). (6)
 15
The outputs of the difference ports for the recombining
1 80° hybrids feeding antenna elements 23a and 23b can
be shown respectively to be:
60
where A ( \S\ ) is a transmission factor for a doubler.
Referring to FIG. 1 and plugging in the sum and dif-
ference signals obtained from the 180° hybrid I9b, the
output from doubler 2 Ic is therefore:
V2
and the output from doubler 2 Id is:
(10)
20 (11)
The signal appearing at the antenna element 2Sb is 1 /
2 times the first of these minus the second. Combining
these terms and writing the frequency components at
25 2a), the following output signal is obtained:
30
Si-Sj
VI
•s, - s.
(12>
s, - s
V2
('toil. \- '2fl)
cos (2«H-e)
The third term of this expression is the only term with a
35 phase angle of 6, however, the resultant phase angle of
the first two term is also 8 because the bracketed por-
tions of both these terms are identical. Moreover, it can
be shown that the resultant signal of the first two terms
varies as a function of power in such a manner as to
4
" substantially cancel out variations in the third term as a
function of power input into the doublers. Thus, the
output signal indicated above can be written as:
I/ V 2A( \r\ ) cos (2<at+.0) (13)
where r varies between a maximum of 1.414 and a
minimum of 1.0 (assuming that the input signals S, and
S2 have been normalized to 1.0). Hence, even if the
signals S, and A\ are in the range of saturation in the
curve of FIG. 2, the doubler phase control circuit wi l l
5Q operate with essentially no phase error and only 3db of
amplitude modulation even though the doublers' con-
version losses differ considerably for changes in input
power.
Another interesting feature of the doubler phase
55 control circuit, as well as of all phase control circuits
employing the principles of this invention, is that it
"up-converts" a signal's frequency. That is, the phase
control circuit receives a signal from a transmitter hav-
ing a frequency of at and emits signals at antenna ele-
ments 25a-c having frequencies of 2oi. Normally, the
phase control circuits of this invention multiply the
frequency of a signal coming from a transmitter by the
multiple of a multiplying element before they deliver
signals to antenna elements. For example, in the dou-
bler phase control circuit shown in FIG. 1 the trans-
mitter signal frequency is doubled before it is delivered
to the antenna elements 2Sa-c.
3,710,329
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FIG. 3 shows another "doubler" phase control cir- The sum ports of the three recombining 90° hybrids
cuit employing the principles of this invention which is 40a-c are respectively coupled to active antenna ele-
quite similar to the embodiment shown in FIG. 1. The ments 25a-c. The difference ports of the recombining
doubler phase control circuits shown in FIGS. 1 and 3 90° hybrids 40a-c are terminated at terminating re-
differ from one another in that the FIG. 3 embodiment 5 sistors 26a-c.
employs: 90° hybrids rather than 1 80° hybrids as in the As is mentioned above, the 90° hybrid doubler phase
FIG. 1 embodiment; 90° phase delay elements con- control circuit functions similarly to the 180° hybrid
nected in series to sum port frequency doublers; and doubler phase control circuit described in detail above,
antenna elements which are connected to sum ports of
 ]Q
 hence
-
 its
 operation will not be further described here.
recombining 90° hybrids rather than to difference ' GENERALIZED PHASE CONTROL CIRCUIT
ports, as in the FIG. 1 embodiment. Otherwise, the
FIG. 3 embodiment functions essentially the same as A generalized phase control circuit, shown in FIG. 4,
the FIG. 1 embodiment. That is, it receives two signals employs the same principles as the doubler phase con-
5, and S2 separated by an angle 0, and emits three ,5 trol circuits shown in FIGS. 1 and 3. However, it uses a
signals having respective phase angles of zero phase h'8her order of multiplication and produces more out-
shift, 0 phase shift and 20 phase shift. Also, the circuit Put Phase shifted s'8nals than thc doubler phase control
shown in FIG. 3 has the same "conversion loss" feature circuitsof FIGS. I and3v
described above for the circuit shown in FIG. 1. The d,ouble,r Phase contro1 circults of FIOS ' a"d 3
More particularly FIG. 3 shows a transmitter circuit 20 accomphsh their function by combining two phase
. . . . , „ . j- -j shifted input signals, doub ing the combined signal and
comprising: a transmitter 10; a two-way power divider . K
 4
 6
, ' . ., , .. , . ,
ti A
 0 i, i_-r. <4 TU . •.» • •. separating out of the doubled-combmed signal an in-27; and a 6 phase shifter 13. The transmitter circuit ¥ . . e ..... . , , . . - . . . u-r. • .u
. j j ui , . .- . • . tegral phase shift signal of the highest phase shift in thefeeds a doubler phase control coupling circuit which *temH ,„ {he doub*er cjrcuits thBere .g £„, Qne j ,
comprises: left and right multi-output power dividers
 &M name, Q Thjs .g because g .g (he on, Qne
33 and 35; three combining 90° hybrids 36a^; six jntegrai between zero and the highest phase shift of the
frequency doublers 21a-f; three 90° phase delay ele-
 system 29 ,„ the system shown jn F,G 4 essentially
ments 3Sa-c; and three recombining 90° hybrids 40a-c.
 what .g done js two signa,s which are Qut of phase by
The recombining 90° hybrids 40a-c feed antenna ele-
 angle e are subdivided into two groups of smaller
ments 2sa-c.
 30 signals and the smaller signals are combined to produce
The transmitter 10 is coupled to the two-way power
 various combined signals; each combined signal is mul-
divider 27, and one output of the two-way power di-
 tiplied by N_ Then the combined signals are recom-
vider 27 is coupled directly to the left multi-output bined and thereby separated into N-l phase shifted in-
power divider 33 while the other output is connected tegral signals, each being phase shifted from a zero
through the 6 phase shifter 13 to the right multi-output 35 reference by a multiple of 0 times an integral integer M
power divider 35. First and second outputs of the left of N, covering a range of M from 1 to N— 1 .
multi-output power divider 33 are respectively coupled Referring now to FIG. 4, there is shown a transmitter
to first and second inputs of a first combining 90° circuit comprising: a transmitter 42; a two-way power
hybrid 36a, and a third output of the left multi-output divider 44; and a 0 phase shifter 45. The transmitter cir-
power divider 33 is coupled to a first input of a second 40 cuit feeds a generalized phase control coupling circuit
combining 90° hybrid 36b. First and second outputs of which comprises: left and right N-way power dividers
the right multi-output power divider 35 are respectively Sla and b; phase shifters 53,-53(jv-i>; combining 180°-
coupled to first and second inputs of a third combining hybrids 550-55 .^,,; frequency multipliers 57 0-S7 fri.,^.
90° hybrid 36c, and a third output of the right multi- (^~1 )'way Power dividers 590-59(N.1); N-l phase
output power divider 35 is coupled to a second input of 45 delay elements 61,-61(JV_1); N-l phase delay elements
the second combining 90° hybrid 36b. '63,-63n31>; an M, summing circuit 65; and an M2
The sum port of the first combining 90° hybrid 36a is summing circuit 67. The summing circuits 65, 67
coupled through the first doubler 2la and a first phase respectively feed antenna elements 69, 71.
delay element 38a to a first input of a first recombining ,n A SI8nal aPPlled bX the transmitter 42 on a trans-
90° hybrid 40a; and the difference port of the first com- """"'l"6 f Passes ^ugh the two-way power di-
. . .
 nno , . . , ... . i j .u u .u j vider 44 and 0 phase shifter 45 to a right terminal 49binmg 90 hybrid 36a is coupled through the second K . . . . . . . . , *•
.1 ui in.. j- r.i. r- . u-- and through the two-way power divider 44 to a left ter-doubler 2 \b to a second input of the first recombining • , * > , * , • i • . .u i r. j • u* .
„„„ . . . , .„ _,, ... . u- • mmal 47. Signals appearing at the left and right ter-
ono JyJfS t^- T, Pu° K ,6 "u-0!! /T, T8 minals 47 and 49 are respectively fed into left and right90° hybrid 36ba coupled through the third doubler 21c 55
 N r dividers £ and 5 \b The . to QUtJut
and a second phase delay element 38b to a first input of
 amplitude ratios for the left and ri ht N
a second recombining 90° hybrid 40i; and the dif- dividers 51a and Slfc are ^N; thus, their input signals
ference port of the second combining 90° hybrid 36fc is
 are designated as vH^S,, \n=T52 and their output
coupled through the fourth doubler 21d to a second signals are designated as 5,, 52.
input of the second recombining 90° hybrid 40*. The 60 Except for a first output 730 of the right N-way power
sum port of the third combining 90° hybrid 36c is cou- divider Sib, each output of the right N-way power di-
pled through the fifth doubler 21e and a third phase vider Sib is connected to a separate phase shifter
delay element 38c to a first input of a third recombining 53,-53n3I). First phase shifter 53, shifts its signal, S2, A
90° hybrid 40c; and the difference port of the third degrees forward where A = (2.ir)/N; second phase
combining 90° hybrid 36c is coupled through the sixth shifter 532 shifts its signal, 52, 2 A degrees forward; and
doubler 21/ to a second input of the third recombining so on up to the phase shifter 53{N_lt which shifts its
90° hybrid 40c. signal, S2, (N-l ) A degrees forward.
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The signal S2 coming from the first output 730 of the elements 65 and 67 are shown for clarity), with the
right N-way power divider Sib, is combined with a phase delay elements feeding each summing circuit
signal S, coming from a first output 740 of the left N- being a multiple of an integral integer M of N, covering
way power divider 51a in a first combining 1 80° hybrid the range from M=M,= \ to M=M,lV-,,=yV-l .
550. A signal S2 coming from a second output 73, of the 5 The signals corning from the phase delay elements
right N-way power divider Sib, after passing through a 6l,-6lMt, are combined at the M, summing circuit 65
phase shifter 53, is combined with a signal S2 coming and feed into an antenna element 69 and the signals
from a second output 74, of the left N-way power di- coming from the phase delay elements 63,-631Ar-n are
vider 5ia in a second combining 180° hybrid 51,. In a combined at the M2 summing circuit 67 and feed into
similar manner, signals S2 coming from outputs 73z-73< 10 an antenna element 71. Similarly, there are N-\ anten-
N-,) of the right N-way power divider Sib are respec- na elements, each being fed by a summing circuit, how-
tively combined with signals S, coming from outputs ever, only two antenna elements are shown for clarity.
742-74n31) of the left N-way power divider 51a in com- Effectively, the generalized phase control circuit
bining 1 80° hybrids 552-55((v-,>- shown in FIG. 4 receives two phase shifted signals, one
The difference ports of the combining 1 80° hybrids ' 5 shifted from the other by an angle 9, and converts them
55o-55n31) are terminated into resistors 560-56(A,_,,. into A/-1 signals, each being phase shifted from a
The sum ports of the hybrids 550-55(A,_,> are con- reference signal by an integral integer M of the number
nected through lines 560-56,,v_,) to separate frequency A/ times 0. That is, the output signals are respectively
multipliers 570-57W-,), each of which multiplies its 2Q shifted from a reference signal by angle 6, 26, 30 . . .
input signal by N. (N-l). The general theory behind the operation of
Frequency multipliers 570-57(N_,> respectively feed this circuit is as follows:
their multiplied signals into separate (W-l)-way power The jnput signals 5, and S2 are expressed by the
dividers 590-59(A,_I). equations:
Each of the N— 1 outputs of a second (N— l)-way 25
power divider 59, respectively feeds a separate phase S,=coseo/ ( 1 4 )
delay element 61 ,-63,, etc., with only two being shown _
for clarity. Each of these phase delay elements delays S2 = cos(or + 0) < I 5 )
its input signal by an amount equal to the forward Similarly, the signals emitted from the sum ports of the
phase shift caused by the series connected phased
 30 combining 1 80° hybrids 55,,-55^ , (the difference ports
shifter 53, multiplied by an integral integer M of N;
 are terrninated as previously mentioned above) onto
e.g., the phase delay element 63, is in series with a
 their respective lines 56n-56w_,, are expressed by the
phase shifter 53, having a forward phase shift of A. equations-
Therefore, the phase delay caused by 63, is A times M2.
Similarly each of the /V-l outputs of a third (TV-l)-way 35 Sj,0 = (1/V~2) (S, + S2) (16)
power divider 592 respectively feeds a separate phase _
delay element 612,632, etc., with only two being shown SM, =(!/ V2) (Si +S2 /A) (17)
for clarity. As for the phase delay elements of the „ _ , , / , /— ><\ ,<• ,
 c n A,(/V-l)-way power divider 59,, each of these delay ele- ** ~( "^ <5' + S*/2 A) < I 8 >
ments- delays a signal by an amount equal to the for- 40 .
ward phase shift caused by the series connected phase
shifter 532 multiplied by an integral integer M of N. For • • . •
example, the phase delay element 632 is in series with a
phase shifter 532 having a forward phase shift of 2 A. ____ :: _____ '...._ ' ' .....
Therefore, the phase delay caused by 632 is 2 A times 45 ' S .^,, =(i/xr^ ) (S, + S2/(M-1 ) A) < i 9 )
M2. A similar description is applicable for all of the . ., . ,• CIA / . _ L O _ L \\ -.u
.
 z
 j . • iv • , where the notation S2/p A = cos (wt + 6 + ph), with pphase delay elements attached to the outputs of the
 = in , . cQver
(APl)-way powerd,v.den,590-59r,The(W--l).way ^ A J (2 These J aregfed . the
power divider 590 does not have phase delay elements e ... .. ,_ -_ r .. , ., _,K
 , • , • " . - . • ' . ... en frequency multipliers 57o-57(/v_i) of the order N. The
fter 5S3°U5P3 S ' " '" Se"eS W multipliers Sljj^, respectively, raise the signals S^
the (^-ij^way power dividers 59^59 ,^, -S«(n-.» »« 'he power A/ and filter out all components
has N-l phase delay elements 61, 63, etc., connected *xcePl ^ at ^^ "«• » can be shown from
to irrespective outputs, and the.M integral integers of binomial expanwon that he term m each (Su)" which
N utilized by the phase delay elements of each one of 55
 f
has
 -ts phase angle equal to some general integral m-
, . . . . . '
 K
 ,. .,
J
 _„ _„ ... teger M of N times 6 isthe (N— l)-way power dividers 59o-59,M_,, covers the °
range of from 1 to N-l . Ft can be seen in FIG. 4 that the (N(N-\) (N-2) . . , (N-M+D/M^S,) "v-") cos (at + 8
phase delay elements 61,-61(w.,) are connected in -HpA)*1 (20)
parallel to a M, summing circuit 65. In this regard, all _ __
of the phase delay elements 611-61(ff-,> have a phase 60 Apart from the amplitude factor which is common to
delay which is a multiple of the integral integer M,. each (S56)2, the component of this expression which
Further, all of the phase delay elements 63.-6V,, are emerges from each of the multipliers 570-57(/v_,, at the
connected in parallel to a M2 summing circuit 67. In frequency Nu is expressed as
this regard, all of the phase delay elements 63,-63w.,, 6J cos(Mu t + MO + A/pA) (21 )
delay the phase by an angle which is a multiple of the ____ __ _________
integral integer M2. Similarly, there are phase delay ele- It can be shown that the following mathematical rela-
ments feeding N-l summing circuits (only combining tionship exists:
3,710,329
11 12
-I!
(22) Another feature of importance with regard to
ncoslNut+Me+p^M-K)] .. generalized phase control circuits is that the various an-
0 at K^M tenna signals are of different amplitude for N > 3. This
Ncos (Nat+Mo) atX=Af arises because of the binomial coefficient amplitude
5
 factor multiplying the various terms is a multiplier ex-
It is desirable to obtain anRn^6TupTfe7pressed"as~Ar tension ($5,,)". This factor limits the practical upper
cos ( N ut + MO) which is a multiple of an angle 0 by an- boundary to the order of multiplication. Beyond the
integral integer of N. To separate out this term with a order 5' the amplitude ratio of a center signal, (NO/2
phase angle of M0, it is necessary to subtract, or delay, ,Q for N even, or (N~l >e/2 for N odd> to those at the
a phase angle Mp A from each of the signals (SM)N com- an8le e and <-N~i >*• exceeds 2.0. Beyond the order of
ing from the multipliers 570-57,*.,, and then add all of 10 this ratio exceeds 25.0. Directional couplers, at-
the difference 'signals together. The notation (S56)"/ tenuators or limitors may be used to equalize the
-Mp A is used to indicate that an angle Mp A is sub- S18nals' but when the difference in signal amplitude
tracted from each of the signals (SM)» coming from the 15 becomes too great, this too becomes impractical.
doublers STo-S?^.,,. The sum of these signals is then QUADRUPLER PHASE CONTROL CIRCUIT
expressed as NCOS (Ntat + MO). To get this result using
the circuit shown in FIG. 4, each signal (SM)N is divided F'G 5 illustrates a "guadrulpler phase control cir-
into N-\ parts (using the power dividers 590-59 .^,,) cuit" employing the principles of this invention. Essen-
and the appropriate phase delay elements, for example 20 tially, the quadrupler phase control circuit shown in
phase delay elements 61^61 ,^, have a phase delay of F1(J 5 receives two phase shifted transmitter signals, a
Mip A and are respectively inserted between the power f'rst a* Z£ro phase shift and a second at 0 phase shift,
dividers 59,-59w.1) and the summing circuit 65. In this a"d emits three phase shifted antenna element signals;
case the sum of the signals which are combined by the a first at 9 phase shift, and a second at 28 phase shift,
summing circuit, and therefore appear on the antenna 25 and a third at 30 phase shift. The quadrupler phase con-
element 69, is expressed as N cos (N tat + MtO). This tro1 circuit accomplishes this by subdividing the two
summing operation Is similarly carried out for all values received signals into two groups of smaller signals,
of M as follows: combining the smaller signals, in various ways,
Af, = 1 doubling the combined signals, and then recombining
M2 = 2 twice the combined signals so as to separate out, from
M3 — 3 the doubled combined signals, signals having the
desired phase angles.
Referring now to FIG. 5, there is shown a quadrupler
phase control coupling circuit which comprises: left
M(jv_i) = N— 1 and right two-way power dividers 77 and 79; two com-
The summing operations for each of these values of M bining 180° hybrids 8 la and 8lb; a 90° forward phase
can be generally expressed as: shifter 82; four frequency quadruples 83a-d; two
recombining 180° hybrids 85a and 85b; a 90° phase
4Q delay element 86 and two re-recombining 1 80° hybrids
87a and 87fc. The re-recombining 1 80° hybrids 87a and
(23) 87* feed three antenna elements 89a-c. A transmitter
circuit is not shown in FIG. 5, however it should be un-
Each of the sums', is." 'respectively free of all terms at derstood that the quadrupler phase control circuit' is
phase angles other than M 16, MtO . . . M(N.l}6, as the 45 normally fed by a transmitter circuit similar to the
case may be. The generalized phase control circuit has transmitter circuits shown in FIGS. 1, 3 and 4 and
therefore yielded a set of signals with phase angles of 0, described in conjunction therewith.
20 . . . (N—\ )9 which lie equally spaced between the ex- More particularly, a transmitter circuit, not shown,
treme phases 0 and Nd. feeds a zero phase angle signal to input 91 of the left
Thus, this circuit has converted two phase shifted 50 two-way power divider 77 and a 6 phase angle signal to
signals into many phase shifted signals, each phase input 93 of the right two-way power divider 79. First
shifted from the others by highly accurate increments. and second outputs of the left two-way power divider
Again, the circuit uses standardized interchangeable 77 are respectively coupled to first inputs of first and
components which makes it economical and relatively second combining 180° hybrids 81a and 81 b. A first
uncomplicated. 55 output of the right two-way power divider 79 is coupled
Unlike the doubter phase control circuit described to a second input of the first combining 180° hybrid
above, the generalized phase control circuit does not 81a. A second output of the right two-way power di-
exhibit the same invariance to multiplier power sen- vider 79 is coupled through the 90° forward phase
sitivity. Indeed, it can be shown that if the multiplier shifter 82 to a second input of the second combining
parameters do vary with power, then both amplitude 60 180° hybrid 81fc.
modulation and phase error are evident at the antenna The sum port of the first combining 1 80° hybrid 81a
elements 69, 71, etc. is coupled through a first frequency quadrupler 83a to
The generalized phase control circuits also "up-con- a first input 84 of a first recombining 1 80° hybrid 85a.
vert" the input signals' frequencies from lower trans- The difference port of the first combining 180° hybrid
mitter frequencies to higher broadcasting frequencies 81a is coupled through a fourth frequency quadrupler
at the antenna elements 69, 71, etc., as do the doubler 83d to a second input 88 of a second recombining 1 80°
phase control circuits. ' hybrid 85fe. The sum port of the second combining 180°
13
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hybrid 81ft is coupled through a second frequency
quadrupler 83ft to a first input 90 of the second recom-
bining 180° hybrid 85ft. The difference port of the
second combining 180° hybrid 81ft is connected
through a third frequency quadrupler 83c to a second
input 92 of the first recombining 180° hybrid 85a.
The sum and difference ports of the first recombin-
ing 180° hybrid 85a are respectively connected to first
inputs 94, 96 of first and second re-recombining 180°
hybrids 87a and 87ft. The sum port of the second com-
bining 180° hybrid 85ft is coupled to a second input 98
of the first re-recombining 180° hybrid 87a and the dif-
ference port of the second recombining 180° hybrid
85ft is coupled through the phase delay element 86 to a
second input 100 of the second re-recombining 180°
hybrid 87ft.
The sum port of the first re-recombining 1 80° hybrid
87a is terminated into a resistor 95 and the difference
port of the first rc-recombining 180° hybrid 87a is cou-
pled to a second antenna element 89ft. The sum port of
the second re-recombining 180° hybrid 87ft is coupled
to a first antenna element 89a and the difference port
of the second re-recombining 180° hybrid 87ft is cou-
pled to a third antenna element 89c.
Effectively, the quadrupler phase control circuit
receives two input signals which are separated from
one another by a phase angle 6; divides each of the
input signals into two 5, signals and two S2 signals; com-
bines the S, signals and the S2 signals in various ways
(i.e, by summing and subtracting) in the two combining
180° hybrids 81a and 81ft; quadruples the combined
signals using the frequency quadruplers 83a-d; recom-
bines the quadrupled-combined signals in the recom-
bining 180° hybrids 85a and 85ft; re-recombines the
recombined-quadrupled-combined signals in the re-
recombining 180° hybrids 87a and 87ft and thereby
separates out three signals, one each at the three anten-
na elements 89a-c. The signal appearing at the first an-
tenna element 89a has a relative phase angle of 6, the
signal appearing at the second antenna element 89ft has
a relative phase angle of 26, and the signal appearing at
the third antenna element 89c has a relative phase
angle of 30.
Equations which express the signals appearing on
various lines in the quadrupler phase control circuit are
included in FIG. 5.
It will be appreciated by those skilled in the art that
the phase control array antenna circuits specifically
disclosed in this application offer advantages of lack of
complexity and accuracy over prior art phase control
array antenna coupling circuits. However, it will be ap-
preciated that various changes in form and detail may
be made in the specifically disclosed embodiments
without departing from the spirit and scope of the in-
vention.
What is claimed is:
1. A phased array antenna coupling circuit of the
type used for coupling a transmission circuit with a plu-
rality of more than two phased array antenna elements
comprising:
a multiplier circuit, means for mult iplying the
frequencies of at least two signals supplied thereto;
combining circuit means for interconnecting said
transmission circuit and said multiplier circuit
means, said combining circuit means being
10
adapted to combine in a preselected manner at
least two signals which are separated by a phase
angle; and,
a recombining circuit means for interconnecting said
5 multiplier circuit means and said more than two
phased array antenna elements.
2. A phased array antenna coupling circuit as
claimed in claim 1 wherein:
said combining circuit means includes phase shifting
means connected to said transmission circuit first
and second input terminal means, each of which
handles a signal which is separated by a phase
angle from the signal handled by the other.
3. A phased array antenna coupling circuit as
claimed in claim 2 wherein:
said multiplier circuit comprises a plurality of
frequency multiplier elements each being con-
nected between said combining and recombining
2o circuits; and,
said combining circuit comprises first and second
multi-output power dividers, said first mult i-output
power divider being connected to said first input
terminal means and said second multi-output
25 power divider being connected to said second
input terminal means.
4. A phased array antenna coupling circuit as
claimed in claim 3 wherein said combining circuit and
said recombining circuit each combine at least two
30 signals which are separated from one another by a
phase angle.
5. A phased array antenna coupling circuit as
claimed in claim 4 wherein:
said combining circuit includes a four port hybrid
power divider which is connected to both said first
and said second multi-output power dividers and is
further connected to two of said frequency mul-
tiplier elements;
said frequency multiplier elements are frequency
doublers; and,
said recombining circuit includes a four port hybrid
power divider which is connected between at least
two of said frequency doublers and at least one of
45 said antenna elements.
6. A phased array antenna coupling circuit as
claimed in claim 4 wherein:
there arc three four port hybrid power dividers in
said combining circuit , a first of which has two in-
50 puts connected to said first mult i-output power di-
vider, a second of which has a first input con-
nected to said first mult i -output power divider and
a second input connected to said second multi-out-
put power divider, and a third of which has two in-
55 puts connected to said second multi-output power
divider;
there are six doublers, a pair of said doublers being
attached to each of said three four port hybrid
power dividers in said combining circuit; and,
there are three four port hybrid power dividers in
said recombining circuit, each one being attached
to a separate pair of said doublers.
7. A phased array antenna coupling circuit as
claimed in claim 6 wherein:
said four port hybrid power dividers in said combin-
ing circuit and said recombining circuit are 90°
hybrids; and,
35
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there is further included three 90° delay elements
which are respectively connected between one
frequency douhler in each frequency doubler pair
and a four port hybrid in said recombining circuit.
8. A phased array antenna coupling circuit as
claimed in claim 4 wherein:
said combining circuit includes a 180° four port
hybrid power divider which is connected to both
said .first and said second multi-output power
dividers and is further connected to two said
frequency multiplier elements;
said frequency multiplier elements are frequency
doublers; and,
said recombining circuit includes a 180° four port
hybrid power divider which is connected between
at least two of said frequency doublers and at least
one of said antenna elements.
9. A phased array antenna coupling circuit as
claimed in claim 4 wherein:
said frequency multiplier elements each mult iply
signals to the Nth power; and,
said combining circuit includes N four port hybrid
power dividers which are respectively connected
to both said first and said second multi-output
power dividers and which are respectively further
connected to separate ones of said multiplier ele-
ments.
10. A phased array antenna coupling circuit as
claimed in claim 9 wherein:
said multi-output power dividers are N-way power
dividers, each having Noutputs;
there are N—\ phase shifting elements, each con-
nected between a separate output of one of said N-
way power dividers and a separate one of said N
four port hybrid power dividers;
there are N multiplying elements, each one con-
nected to a separate four port hybrid power di-
vider in said combining circuit;
there are (N— 1 )-way power dividers connected
between each said multiplier element and said
recombining circuit; and,
phase delay elements are connected between the
outputs of all but one of said (N— 1 )-way power
dividers and said recombining circuit.
11. A phased array antenna coupling circuit as
claimed in cjaim 4 wherein:
said frequency multiplier elements each multiply
signals to the Nth power;
said multi-output power dividers each have N out-
puts; and wherein is further included (N—l )-way
power dividers each having N—\ outputs and each
being connected between a separate multiplier ele-
ment and said recombining circuit means.
12. A phased array antenna coupling circuit as
claimed in claim 4 wherein;
said mult ipl ier elements are quadruplers.
13. A phased array antenna coupling circuit as
claimed in claim 12 wherein:
said first and second multi-output power dividers are
two-way power dividers each having first and
second outputs;
5 said combining circuit further comprises a 90° phase
shifter;
said combining circuit further includes a first and a
second combining 180° hybrid each having sum
and difference parts, said first combining 180°
IQ hybrid having a first input connected to said first
output of said first two-way power divider and a
second input connected to said first output of said
second two-way power divider, and said second
combining 180° hybrid having a first input con-
15 nected to said second output of said first two-way
power divider and a second input connected
through said 90° phase shifter to said second out-
put of said second two-way power divider;
said recombining circuit comprises first and second
20 recombining 180° hybrids each having first and
second inputs and sum and difference ports, and
first and second recombining 180° hybrids each
having first and second inputs and sum and dif-
ference ports;
25 said sum port of said first combining 180° hybrid is
connected through a quadrupler to said first input
of said first recombining 180° hybrid;
said difference port of said first combining 180°
hybrid is connected through a quadrupler to said
JQ second input of said second recombining 180°
hybrid;
said sum port of said second combining 180° hybrid
is connected through a quadrupler to said first
input of said second recombining 180° hybrid;
35 said difference port of said second combining 180°
hybrid is connected through a quadrupler to said
second input of said first recombining circuit
further comprises a 90° phase delay element;
said sum port of said first recombining 1 80° hybrid is
40 connected to said first input of said first re-recom-
bining 180° hybrid;
said difference port of said first recombining 180°
hybrid is connected to said first input of said
second re-recombining 180° hybrid;
45 said sum port of said second .recombining 180°
hybrid is connected to said second input of said
first re-recombining 180° hybrid;
said difference port of said second recombining 180°
hybrid is connected through said 90° phase delay
50 element to said 90° phase delay element to said
second input of said second rerecombining 180°
hybrid; and,
said difference port of said first re-recombining I 80°
hybrid and said sum and difference ports of said
55 second re-recombining 180° hybrid are each con-
nected to one of said phased array antenna ele-
ments.
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